

## AN200498

## Enabling S25FL128S and S25FL127S to Configure Altera® Cyclone® V

AN200498 shows how to enable Cypress S25FL128S and S25FL127S SPI flash for configuring the Cyclone V under Active Serial (AS) mode.

### 1 Introduction

Altera® provides various methods to configure their Cyclone® series Field-Programmable Gate Array (FPGA). Every time the part is powered up, the configuration data is loaded in volatile RAM from some external source.

The Cyclone V E FPGA is capable of being configured from SPI flash, Parallel NOR flash, or JTAG. When configuring the FPGA with SPI flash, customers generally have no other choice but to use either Altera EPCS® or EPCQ® flash as the configuration device.

This application note shows how to enable Cypress S25FL128S and S25FL127S SPI flash for configuring the Cyclone V under Active Serial (AS) mode.

### 2 Required materials

All techniques demonstrated in this application note are tested on an Altera Cyclone V E FPGA Development Board with the following FPGA part number: 5CEFA7F3117N. The sample design is built by using the Altera Quartus® II Web Edition version 14.0.

- Altera Cyclone V E FPGA Development Board
  - <http://www.altera.com/products/devkits/altera/kit-cyclone-v-e.html>
- Altera Quartus® II Subscription Edition or Web Edition version 14.0
  - <http://www.altera.com/products/software/sfw-index.jsp>
- Cypress S25FL128S (demonstrated here) or S25FL127S
  - <http://www.cypress.com/documentation/datasheets/s25fl256s-256-mbit-30v-spi-flash-memory-datasheet>

**Note:** When the older version of Quartus® II is used, the Cyclone V cannot be configured with Cypress FL-S via the procedure described here. Quartus II version 14.0 is required for the procedure described here; it is expected that later versions of Quartus II will also work.

**Note:** The Cyclone V cannot be configured with other Cypress larger density FL-S parts over 128 Mb due to differences of the 4-byte addressing scheme between Altera and Cypress devices.

### 3 Procedures

1. Change the Latency Code (LC) of the Configuration Register (CR1) on Cypress S25FL128S device.

**Table 1** lists the internal clock frequency specification for the AS configuration scheme on Cyclone V. In the procedure described here, the Cyclone V device is configured at the clock frequency of maximum 100 MHz.

To enable any read command on Cypress S25FL128S at less than 100 MHz, the LC bits of CR1 are programmed with 0b10 in advance. Refer to **Table 2** for CR1 and **Table 3** for LC bit setting.

LC of CR1 is programmed with the Write Registers (WRR) command. Refer to the Cypress [S25FL128S datasheet](#).

Table 1. Clock Frequency Specification in the AS Configuration Scheme for Cyclone V

| Parameter                                 | Minimum | Typical | Maximum | Unit |
|---|---------|---------|---------|------|
| DCLK frequency in AS configuration scheme | 5.3     | 7.9     | 12.5    | MHz  |
|   | 10.6    | 15.7    | 25.0    | MHz  |
|   | 21.3    | 31.4    | 50.0    | MHz  |
|   | 42.6    | 62.9    | 100.0   | MHz  |

Table 2. Configuration Register 1 (CR1)

| Bits | Field Name | Function   | Type         | Default State | Description  |
|------|------------|--|--------------|---------------|--|
| 7    | LC1        | Latency Code   | Non-Volatile | 0             | Select number of initial read latency cycles. See <a href="#">Table 3</a> .  |
| 6    | LC0        |  |              | 0             |  |
| 5    | TBPROT     | Configures Start of Block Protection   | OTP          | 0             | 1 = BP starts at bottom (Low address)<br>0 = BP starts at top (High address)   |
| 4    | RFU        | RFU  | OTP          | 0             | Reserved for future use  |
| 3    | BPNV       | Configures BP2-0 in Status Register  | OTP          | 0             | 1 = Volatile<br>0 = Non-Volatile   |
| 2    | TBPARAM    | Configures Parameter Sectors location  | OTP          | 0             | 1 = 4-KB physical sectors at top (high address)<br>0 = 4-KB physical sectors at bottom (low address)<br>RFU in uniform sectors devices |
| 1    | QUAD       | Puts the device into Quad I/O operation  | Non-Volatile | 0             | 1 = QUAD<br>0 = Dual or Serial   |
| 0    | FREEZE     | Lock current state of BP2-0 bits in Status Register, TBPROT and TBPARAM in Configuration Register, and OTP regions | Volatile     | 0             | 1 = Block Protection and OTP locked<br>0 = Block Protection and OTP un-locked  |

Table 3. Latency Code Table

| Freq. (MHz) | LC | Read       |       | Fast Read  |       | Read Quad Out |       | Quad I/O Read |       |
|-------------|----|------------|-------|------------|-------|---------------|-------|---------------|-------|
|             |    | (03h, 13h) |       | (0Bh, 0Ch) |       | (6Bh, 6Ch)    |       | (EBh, ECh)    |       |
|             |    | Mode       | Dummy | Mode       | Dummy | Mode          | Dummy | Mode          | Dummy |
| ≤ 50        | 11 | 0          | 0     | 0          | 0     | 0             | 4     | 2             | 1     |
| ≤ 80        | 00 | —          | —     | 0          | 8     | 0             | 4     | 2             | 4     |
| ≤ 90        | 01 | —          | —     | 0          | 8     | 0             | 5     | 2             | 4     |
| ≤ 104       | 10 | —          | —     | 0          | 8     | 0             | 6     | 2             | 5     |
| ≤ 133       | 10 | —          | —     | 0          | 8     | —             | —     | —             | —     |

2. Enable Active Serial (AS) mode.
  - a. Normally Fast Passive Parallel (FPP) mode is enabled on the Cyclone V E development board. To configure the FPGA to AS mode, remove R16 and R23 resistors and add R18 and R23 resistors.
  - b. There are four dip switches on the board. For the AS mode configuration, SW1, SW2, and SW3 settings must be set as shown in [Table 4](#).

Table 4. SW1, SW2 and SW4 Dip Switch Settings for AS Mode Available


| Switch | Board Label    | Position |
|--------|----------------|----------|
| SW1    | FPGA_MSEL 0    | OFF      |
|        | FPGA_MSEL 1    | OFF      |
|        | FPGA_MSEL 2    | ON       |
|        | FPGA_MSEL 4    | OFF      |
| SW2    | FAN_FORCE_ON   | OFF      |
|        | HSMA_JTAG_EN   | ON       |
|        | 5M2210_JTAG_EN | OFF      |
|        | Reserved       | OFF      |
| SW4    | CLK_SEL        | ON       |
|        | CLK_EN         | OFF      |
|        | FAC_LOAD       | OFF      |
|        | SECURITY       | OFF      |

**Note:** To proceed to the next step, AS configuration must be enabled on the board. You can download your design into the Altera EPCQ on the board to check if the FPGA configuration works correctly under the AS mode.

3. Replace Altera EPCQ with Cypress S25FL128S.


The EPCQ device is placed at the bottom side of the board. [Figure 1](#) shows the Cypress S25FL128S mounted in place of the EPCQ.

Figure 1. Bottom Side View of the Altera Cyclone V E FPGA Development Board with Cypress S25FL128S Soldered In Place



4. Create a .sof file for your design.

- a. Create your Quartus II project and design.
- b. Run 'Device' from the Quartus II Assignments menu.
- c. Click the 'Device and Pin Options...' button.
- d. Select the 'Configuration' as the 'Category'.
- e. Select the 'Active Serial x1' as the 'Configuration scheme'.
- f. Select the '100 MHz Internal Oscillator' as the 'Active serial clock source'.
- g. Click the 'OK' button to close.




5. Create a customized quartus.ini file.


When selecting SPI flash for the Cyclone V configuration, customers generally have only two options either Altera EPCS or EPCQ flash on the Quartus II.

To get the Cypress S25FL128S to be selected on the Quartus II, create a customized quartus.ini file in the project directory. Contact Altera support to get the contents of the file that can work for your design at the following web page: <https://www.altera.com/about/contact/technical-support.html>.


6. Generate 'Programmer Object File' (.POF) or 'JTAG Indirect Configuration File' (.JIC) for Cypress S25FL128S.
  - a. Run 'Convert Programming File' from the Quartus II File menu.
  - b. Select 'JTAG Indirect Configuration File' (.JIC) as the 'Programming file type' here. The 'Programmer Object File' (.POF) is also valid for Cypress S25FL128S and S25FL127S.
  - c. Select 'QSPI128' as the 'Configuration device'.
  - d. Select 'Active Serial' or 'Active Serial x4' as the 'Mode'.




- e. Click the 'Advanced...' button.
- f. Check off the 'Disable EPCS ID check'.
- g. Assign the 'QSPI Flash single IO mode dummy clock' with 8. As described at [Step 1.](#) and [Step 4.a-f](#), the Cyclone V device is configured at less than 100 MHz clock rate and the LC bits of CR1 on Cypress S25FL128S device are programmed with 0b10. So the number of the dummy clock becomes 8. Refer to [Table 3.](#)
- h. Assign the 'QSPI Flash quad IO mode dummy clock' with 7. As described at [Step 1.](#) and [Step 4.a-f](#), the Cyclone V device is configured at less than 100 MHz clock rate and the LC bits of CR1 on Cypress S25FL128S device are programmed with 0b10. So the number of the dummy clock becomes 7. Refer to [Table 3.](#)
- i. Click the 'OK' button to close.




- j. In the 'Input files to convert' window, click on the 'Flash Loader' line, then click 'Add Device...'
- k. Select the 'Cyclone V' as the 'Device family' and the '5CEFA7' as the 'Device name'.




- l. Click on the 'SOF data' line, then click 'Add File'. Select your .sof file.
- m. Click the 'Generate' button. And click the 'Close' button.



- 7. Program your design into the Cypress S25FL128S on the Cyclone V E development board.
  - a. To program your design via the Altera on-board Byte Blaster®, connect the host PC with the board via the USB cable.
  - b. Select the 'Programmer' from the Quartus II Tools menu.




- c. Click the 'Hardware Setup...' button.
- d. Open the 'Hardware Settings' tab window. Select the 'USB-Blaster II' as the 'Currently selected hardware'.
- e. Click the 'Close' button.




- f. Click the 'Auto Detect' button to detect the Cyclone V device on the board. Then the 'Programmer' window will be updated with the list of Altera Cyclone V 5CEFA7 part and Altera MAX® V FPGA.





- g. Click on the File field at the '5CEFA7' device line. And open your .jic file generated at [Step 6](#). Then the 'QSPI128' device will appear with the list of the Cyclone V and MAX V FPGA parts.
- h. Check off the 'Program/Configure' button at the 'QSPI128' device line.
- i. Click the 'Start' button to download your design into Cypress FL128S. You will see '100%(Successful)' after the download is complete. After that, reboot the board to verify that your design runs on the Cyclone V configured from Cypress S25FL128S.





## 4 Conclusion

This application note teaches the seven steps to enable Cypress S25FL128S on the Altera Cyclone V E development board as the configuration device. This method also works for Cypress S25FL127S, and can be extended to other Cyclone V FPGA board designs.

## 5 References

- Altera Cyclone V E FPGA Development Kit - User Guide ver1.1
  - [http://www.altera.com/literature/ug/ug\\_cve\\_fpga\\_dev\\_kit.pdf](http://www.altera.com/literature/ug/ug_cve_fpga_dev_kit.pdf)
- Altera Cyclone V E FPGA Development Kit - Kit installation ver12.1.1.0
  - [https://www.altera.com/products/boards\\_and\\_kits/dev-kits/altera/kit-cyclone-v-e.html](https://www.altera.com/products/boards_and_kits/dev-kits/altera/kit-cyclone-v-e.html)
- Cyclone V Device Data sheet
  - [http://www.altera.com/literature/hb/cyclone-v/cv\\_51002.pdf](http://www.altera.com/literature/hb/cyclone-v/cv_51002.pdf)
- Cyclone V Device Handbook: Chapter 7 - Configuration, Design Security, and Remote System Upgrades in Cyclone V Devices
  - [http://www.altera.com/literature/hb/cyclone-v/cv\\_52007.pdf](http://www.altera.com/literature/hb/cyclone-v/cv_52007.pdf)
- Cypress S25FL127S and S25FL128S datasheet
  - <http://www.cypress.com/documentation/datasheets/s25fl256s-256-mbit-30v-spi-flash-memory-datasheet>

## Document History Page

| Document Title: AN200498 - Enabling S25FL128S and S25FL127S to Configure Altera® Cyclone® V |         |                 |                 |  |
|---|---------|-----------------|-----------------|--|
| Document Number: 002-00498  |         |                 |                 |  |
| Rev.  | ECN No. | Orig. of Change | Submission Date | Description of Change                                  |
| **  | –       | –               | 11/25/2014      | Initial version  |
| *A  | 5139192 | MSWI            | 02/16/2016      | Updated in Cypress template                            |
| *B  | 5179256 | NOHA            | 05/25/2016      | Updated Step 5 of Section <a href="#">3 Procedures</a> |

## Worldwide Sales and Design Support

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturers' representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

[ARM® Cortex® Microcontrollers](#) ..... [cypress.com/arm](#)  
[Automotive](#).....[cypress.com/go/automotive](#)  
[Clocks & Buffers](#) ..... [cypress.com/go/clocks](#)  
[Interface](#)..... [cypress.com/go/interface](#)  
[Lighting & Power Control](#).....[cypress.com/go/powerpsoc](#)  
[Memory](#)..... [cypress.com/go/memory](#)  
[PSoC](#) .....[cypress.com/go/psoc](#)  
[Touch Sensing](#) ..... [cypress.com/go/touch](#)  
[USB Controllers](#).....[cypress.com/go/USB](#)  
[Wireless/RF](#) ..... [cypress.com/go/wireless](#)

#### PSoC® Solutions

[psoc.cypress.com/solutions](#)  
[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

#### Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

#### Technical Support

[cypress.com/go/support](#)

MirrorBit®, MirrorBit® Eclipse™, ORNAND™, EcoRAM™ and combinations thereof, are trademarks and registered trademarks of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are the property of their respective owners.



Cypress Semiconductor  
198 Champion Court  
San Jose, CA 95134-1709

Phone : 408-943-2600  
Fax : 408-943-4730  
Website : [www.cypress.com](#)

© Cypress Semiconductor Corporation, 2014-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](#). Other names and brands may be claimed as property of their respective owners.